View ATF20V8B_8491850.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 features ? industry-standard architecture ? emulates many 24-pin pals ? ? low-cost easy-to-use software tools high-speed electrically-erasable programmable logic devices ? 7.5 ns maximum pin-to-pin delay several power saving options cmos and ttl compatible inputs and outputs input and i/o pull-up resistors advanced flash technology ? reprogrammable ? 100% tested high-reliability cmos process ? 20 year data retention ? 100 erase/write cycles ? 2,000v esd protection ? 200 ma latchup immunity commercial and industrial temperature ranges dual-in-line and surface mount packages in standard pinouts pci-compliant block diagram device i cc , standby i cc , active ATF20V8B 50 ma 55 ma ATF20V8Bq 35 ma 40 ma ATF20V8Bql 5 ma 20 ma high- performance ee pld ATF20V8B ATF20V8Bq ATF20V8Bql rev. 0407h?04/01 pin configurations all pinouts top view pin name function clk clock i logic inputs i/o bi-directional buffers oe output enable * no internal connection vcc +5v supply tssop 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 clk/in in in in in in in in in in in gnd vcc in i/o i/o i/o i/o i/o i/o i/o i/o in oe/in dip/soic 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 clk/in in in in in in in in in in in gnd vcc in i/o i/o i/o i/o i/o i/o i/o i/o in oe/in plcc 5 6 7 8 9 10 11 25 24 23 22 21 20 19 in in in * in in in i/o i/o i/o * i/o i/o i/o 4 3 2 1 28 27 26 12 13 14 15 16 17 18 in in gnd * oe/in in i/o in in clk/in * vcc in i/o
ATF20V8B(q)(l) 2 description the ATF20V8B is a high-performance cmos (electrically- erasable) programmable logic device (pld) that utilizes atmel?s proven electrically-erasable flash memory technol- ogy. speeds down to 7.5 ns and power dissipation as low as 10 ma are offered. all speed ranges are specified over the full 5v 10% range for industrial temperature ranges, and 5v 5% for commercial temperature ranges. several low-power options allow selection of the best solu- tion for various types of power-limited applications. each of these options significantly reduces total system power and enhances system reliability. the ATF20V8Bs incorporate a superset of the generic architectures, which allows direct replacement of the 20r8 family and most 24-pin combinatorial plds. eight outputs are each allocated eight product terms. three different modes of operation, configured automatically with soft- ware, allow highly complex logic functions to be realized. absolute maximum ratings* temperature under bias................................ -55c to +125c *notice: stresses beyond those listed under ?absolute maximum ratings? may cause permanent dam- age to the device. this is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. note: 1. minimum voltage is -0.6v dc which may under- shoot to -2.0v for pulses of less than 20 ns.maxi- mum output pin voltage is v cc + 0.75v dc which may overshoot to 7.0v for pulses of less than 20 ns. storage temperature ..................................... -65c to +150c voltage on any pin with respect to ground .........................................-2.0v to +7.0v (1) voltage on input pins with respect to ground during programming.....................................-2.0v to +14.0v (1) programming voltage with respect to ground .......................................-2.0v to +14.0v (1) dc and ac operating conditions commercial industrial operating temperature (ambient) 0c - 70c -40c - 85c v cc power supply 5v = 5% 5v = 10%
ATF20V8B(q)(l) 3 notes: 1. not more than one output at a time should be shorted. duration of short circuit test should not exceed 30 sec. 2. shaded parts are obsolete with a last time buy date of 19 august 1999. dc characteristics symbol parameter condition min typ max units i il input or i/o low leakage current 0 = v in = v il (max) -35 -100 a i ih input or i/o high leakage current 3.5 = v in = v cc 10 a i cc power supply current, standby v cc = max, v in = max, outputs open b-7, -10 com. 60 90 ma ind. 60 100 ma b-15 com. 60 80 ma b-15 ind. 60 90 ma b-25 com. 60 80 ma b-25 ind. 60 90 ma bq-10 com. 35 55 ma bql-15 com. 5 10 ma bql-15 ind. 5 15 ma bql-25 com. 5 10 ma bql-25 ind. 5 15 ma i cc2 clocked power supply current v cc = max, outputs open, f = 15 mhz b-7, -10 com. 80 110 ma ind. 80 125 ma b-15 com. 60 90 ma b-15 ind. 60 105 ma b-25 com. 60 90 ma b-25 ind. 60 105 ma bq-10 com. 40 55 ma bql-15 com. 20 35 ma bql-15 ind. 20 40 ma bql-25 com. 20 35 ma bql-25 ind. 20 40 ma ios (1) output short circuit current v out = 0.5v -130 ma v il input low voltage -0.5 0.8 v v ih input high voltage 2.0 v cc + 0.75 v v ol output low voltage v in = v ih or v il , v cc = min i ol = 24 ma com., ind. 0.5 v i ol = 16 ma 0.5 v v oh output high voltage v in = v ih or v il , v cc = min i oh = -4.0 ma 2.4 v
ATF20V8B(q)(l) 4 ac waveforms (1) note: 1. timing measurement reference is 1.5v. input ac driving levels are 0.0v and 3.0v, unless otherwise specified. note: 1. see ordering information for valid part numbers and speed grades. 2. shaded parts are obsolete with a last time buy data of of 19 august 1999. ac characteristics (1) symbol parameter -7 -10 -15 -25 units min max min max min max min max t pd input or feedback to non-registered output 8 outputs switching 3 7.5 3 10 3 15 3 25 ns 1 output switching 7 ns t cf clock to feedback 3 6 8 10 ns t co clock to output 2527210 2 12 ns t s input or feedback setup time 57.512 15 ns t h hold time 000 0 ns t p clock period 8 12 16 24 ns t w clock width 468 12 ns f max external feedback 1/(t s + t co ) 100 68 45 37 mhz internal feedback 1/(t s + t cf ) 125 74 50 40 mhz no feedback 1/(t p ) 125 83 62 41 mhz t ea input to output enable ? product term 3 9 3 10 3 15 3 20 ns t er input to output disable ?product term 2 9 2 10 2 15 2 20 ns t pzx oe pin to output enable 2 6 2 10 2 15 2 20 ns t pxz oe pin to output disable 1.5 6 1.5 10 1.5 15 1.5 20 ns
ATF20V8B(q)(l) 5 input test waveforms and measurement levels t r , t f < 5 ns (10% to 90%) output test loads commercial note: 1. typical values for nominal supply voltage. this parameter is only sampled and is not 100% tested. power-up reset the registers in the ATF20V8Bs are designed to reset dur- ing power-up. at a point delayed slightly from v cc crossing v rst , all registers will be reset to the low state. as a result, the registered output state will always be high on power-up. this feature is critical for state machine initialization. how- ever, due to the asynchronous nature of reset and the uncertainty of how v cc actually rises in the system, the fol- lowing conditions are required: 1. the v cc rise must be monotonic, 2. after reset occurs, all input and feedback setup times must be met before driving the clock pin high, and 3. the clock must remain stable during t pr . preload of registered outputs the atf16v8b?s registers are provided with circuitry to allow loading of each register with either a high or a low. this feature will simplify testing since any state can be forced into the registers to control test sequencing. a jedec file with preload is generated when a source file with vectors is compiled. once downloaded, the jedec file preload sequence will be done automatically by most of the approved programmers after the programming. electronic signature word there are 64 bits of programmable memory that are always available to the user, even if the device is secured. these bits can be used for user-specific data. security fuse usage a single fuse is provided to prevent unauthorized copying of the ATF20V8B fuse patterns. once programmed, fuse verify and preload are inhibited. however, the 64-bit user signature remains accessible. the security fuse should be programmed last, as its effect is immediate. programming/erasing programming/erasing is performed using standard pld programmers. for further information, see the configurable logic databook, section titled, ?cmos pld programming hardware and software support.? pin capacitance f = 1 mhz, t = 25c (1) typ max units conditions c in 58 pf v in = 0v c out 68 pf v out = 0v parameter description typ max units t pr power-up reset time 600 1,000 ns v rst power-up reset voltage 3.8 4.5 v
ATF20V8B(q)(l) 6 input and i/o pull-ups all ATF20V8B family members have internal input and i/o pull-up resistors. therefore, whenever inputs or i/os are not being driven externally, they will float to v cc . this ensures that all logic array inputs are at known states. these are relatively weak active pull-ups that can easily be overdriven by ttl-compatible drivers (see input and i/o diagrams below). input diagram i/o diagram functional logic diagram description the logic option and functional diagrams describe the ATF20V8B architecture. eight configurable macrocells can be configured as a registered output, combinatorial i/o, combinatorial output, or dedicated input. the ATF20V8B can be configured in one of three different modes. each mode makes the ATF20V8B look like a dif- ferent device. most pld compilers can choose the right mode automatically. the user can also force the selection by supplying the compiler with a mode selection. the deter- mining factors would be the usage of register versus com- binatorial outputs and dedicated outputs versus outputs with output enable control. the ATF20V8B universal architecture can be programmed to emulate many 24-pin pal devices. these architectural subsets can be found in each of the configuration modes described in the following pages. the user can download the listed subset device jedec programming file to the pld programmer, and the ATF20V8B can be configured to act like the chosen device. check with your programmer manufacturer for this capability. unused product terms are automatically disabled by the compiler to decrease power consumption. a security fuse, when programmed, protects the content of the ATF20V8B. eight bytes (64 fuses) of user signature are accessible to the user for purposes such as storing project name, part number, revision, or date. the user signature is accessi- ble regardless of the state of the security fuse.
ATF20V8B(q)(l) 7 note: 1. only applicable for version 3.4 or lower. ATF20V8B registered mode pal device emulation/pal replacement. the registered mode is used if one or more registers are required. each macrocell can be configured as either a registered or com- binatorial output or i/o, or as an input. for a registered out- put or i/o, the output is enabled by the oe pin, and the register is clocked by the clk pin. eight product terms are allocated to the sum term. for a combinatorial output or i/o, the output enable is controlled by a product term, and seven product terms are allocated to the sum term. when the macrocell is configured as an input, the output enable is permanently disabled. any register usage will make the compiler select this mode. the following registered devices can be emulated using this mode: 20r8 20rp8 20r6 20rp6 20r4 20rp4 registered mode operation compiler mode selection registered complex simple auto select abel, atmel-abel p20v8r p20v8c p20v8 p20v8 cupl g20v8ms g20v8ma g20v8 g20v8a log/ic gal20v8_r (1) gal20v8_c7 (1) gal20v8_c8 (1) gal20v8 orcad-pld ? registered ?? complex ?? simple ? gal20v8 pldesigner p20v8 p20v8 p20v8 p20v8 tango-pld g20v8 g20v8 g20v8 g20v8
ATF20V8B(q)(l) 8 registered mode logic diagram
ATF20V8B(q)(l) 9 ATF20V8B complex mode pal device emulation/pal replacement. in the complex mode, combinatorial output and i/o functions are possible. pins 1 and 11 are regular inputs to the array. pins 13 through 18 have pin feedback paths back to the and-array, which makes full i/o capability possible. pins 12 and 19 (outermost macrocells) are outputs only. they do not have input capability. in this mode, each macrocell has seven product terms going to the sum term and one product term enabling the output. combinatorial applications with an oe requirement will make the compiler select this mode. the following devices can be emulated using this mode: 20l8 20h8 20p8 complex mode operation ATF20V8B simple mode pal device emulation/pal replacement. in the simple mode, 8 product terms are allocated to the sum term. pins 15 and 16 (center macrocells) are permanently configured as combinatorial outputs. other macrocells can be either inputs or combinatorial outputs with pin feedback to the and-array. pins 1 and 11 are regular inputs. the compiler selects this mode when all outputs are combi- natorial without oe control. the following simple pals can be emulated using this mode: 14l8 14h8 14p8 16l6 18h6 16p6 18l4 18h4 18p4 20l2 20h2 20p2 simple mode option
ATF20V8B(q)(l) 10 complex mode logic diagram
ATF20V8B(q)(l) 11 simple mode logic diagram
ATF20V8B(q)(l) 12
ATF20V8B(q)(l) 13
ATF20V8B(q)(l) 14
ATF20V8B(q)(l) 15 note: 1. shaded parts are obsolete with a last time buy date of 19 august 1999. using ? c ? product for industrial to use commercial product for industrial temperature ranges, down-grade one speed grade from the ? i ? to the ? c ? device (7 ns ? c ? = 10 ns ? i ? ) and de-rate power by 30%. ATF20V8B ordering information t pd (ns) t s (ns) t co (ns) ordering code package operation range 7.5 5 5 ATF20V8B-7jc ATF20V8B-7pc ATF20V8B-7sc ATF20V8B-7xc 28j 24p3 24s 24x commercial (0 c to 70 c) 10 7.5 7 ATF20V8B-10jc ATF20V8B-10pc ATF20V8B-10sc ATF20V8B-10xc 28j 24p3 24s 24x commercial (0 c to 70 c) ATF20V8B-10ji ATF20V8B-10pi ATF20V8B-10si ATF20V8B-10xi 28j 24p3 24s 24x industrial (-40 c to 85 c) 15 12 10 ATF20V8B-15jc ATF20V8B-15pc ATF20V8B-15sc ATF20V8B-15xc 28j 24p3 24s 24x commercial (0 c to 70 c) ATF20V8B-15ji ATF20V8B-15pi ATF20V8B-15si ATF20V8B-15xi 28j 24p3 24s 24x industrial (-40 c to 85 c) 25 15 12 ATF20V8B-25jc ATF20V8B-25pc ATF20V8B-25sc ATF20V8B-25xc 28j 24p3 24s 24x commercial (0 c to 70 c) ATF20V8B-25ji ATF20V8B-25pi ATF20V8B-25si ATF20V8B-25xi 28j 24p3 24s 24x industrial (-40 c to 85 c) package type 28j 28-lead, plastic j-leaded chip carrier (plcc) 24p3 24-lead, 0.300" wide, plastic dual inline package (pdip) 24s 24-lead, 0.300" wide, plastic gull-wing small outline (soic) 24x 24-lead, 4.4 mm wide, plastic thin shrink small outline (tssop)
ATF20V8B(q)(l) 16 note: 1. shaded parts are obsolete with a last time buy date of 19 august 1999. using ? c ? product for industrial to use commercial product for industrial temperature ranges, down-grade one speed grade from the ? i ? to the ? c ? device (7 ns ? c ? = 10 ns ? i ? ) and de-rate power by 30%. ATF20V8Bq and ATF20V8Bql ordering information t pd (ns) t s (ns) t co (ns) ordering code package operation range 10 7.5 7 ATF20V8Bq-10jc ATF20V8Bq-10pc ATF20V8Bq-10xc 28j 24p3 24x commercial (0 c to 70 c) 15 12 10 ATF20V8Bql-15jc ATF20V8Bql-15pc ATF20V8Bql-15sc ATF20V8Bql-15xc 28j 24p3 24s 24x commercial (0 c to 70 c) 15 12 10 ATF20V8Bql-15ji ATF20V8Bql-15pi ATF20V8Bql-15si ATF20V8Bql-15xi 28j 24p3 24s 24x industrial (-40 c to 85 c)) 25 15 12 ATF20V8Bql-25jc ATF20V8Bql-25pc ATF20V8Bql-25sc ATF20V8Bql-25xc 28j 24p3 24s 24x commercial (0 c to 70 c) ATF20V8Bql-25ji ATF20V8Bql-25pi ATF20V8Bql-25si ATF20V8Bql-25xi 28j 24p3 24s 24x industrial (-40 c to 85 c) package type 28j 28-lead, plastic j-leaded chip carrier (plcc) 24p3 24-lead, 0.300" wide, plastic dual inline package (pdip) 24s 24-lead, 0.300" wide, plastic gull-wing small outline (soic) 24x 24-lead, 4.4 mm wide, plastic thin shrink small outline (tssop)
ATF20V8B(q)(l) 17 packaging information .045(1.14) x 45 pin no. 1 identify .032(.813) .026(.660) .050(1.27) typ .300(7.62) ref sq .045(1.14) x 30 - 45 .022(.559) x 45 max (3x) .012(.305) .008(.203) .021(.533) .013(.330) .430(10.9) .390(9.91) sq .043(1.09) .020(.508) .120(3.05) .090(2.29) .180(4.57) .165(4.19) .456(11.6) .450(11.4) .495(12.6) .485(12.3) sq sq 1.27(32.3) 1.25(31.7) pin 1 .266(6.76) .250(6.35) .090(2.29) max .005(.127) min .070(1.78) .020(.508) .023(.584) .014(.356) .065(1.65) .040(1.02) .325(8.26) .300(7.62) 0 15 ref .400(10.2) max .012(.305) .008(.203) .110(2.79) .090(2.29) .151(3.84) .125(3.18) seating plane .200(5.06) max 1.100(27.94) ref .020(.508) .013(.330) .299(7.60) .291(7.39) .420(10.7) .393(9.98) .105(2.67) .092(2.34) .050(1.27) bsc .616(15.6) .598(15.2) .012(.305) .003(.076) .013(.330) .009(.229) .050(1.27) .015(.381) 8 0 ref pin 1 id 28j , 28-lead, plastic j-leaded chip carrier (plcc) dimensions in inches and (millimeters) jedec standard ms-018 ab 24p3 , 24-lead, 0.300" wide, plastic dual inline package (pdip) dimensions in inches and (millimeters) jedec standard ms-001 af 24s , 24-lead, 0.300" wide, plastic gulll-wing small outline (soic) dimensions in inches and (millimeters) 24x , 24-lead, 4.4 mm wide, plastic thin shrink small outline (tssop) dimensions in millimeters and (inches)
? atmel corporation 2001. atmel corporation makes no warranty for the use of its products, other than those expressly contained in the company ? s standard warranty which is detailed in atmel ? s terms and conditions located on the company ? s web site. the company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without n otice, and does not make any commitment to update the information contained herein. no licenses to patents or other intellectual property of at mel are granted by the company in connection with the sale of atmel products, expressly or by implication. atmel ? s products are not authorized for use as critical components in life support devices or systems. atmel headquarters atmel operations corporate headquarters 2325 orchard parkway san jose, ca 95131 tel (408) 441-0311 fax (408) 487-2600 europe atmel sarl route des arsenaux 41 casa postale 80 ch-1705 fribourg switzerland tel (41) 26-426-5555 fax (41) 26-426-5500 asia atmel asia, ltd. room 1219 chinachem golden plaza 77 mody road tsimhatsui east kowloon hong kong tel (852) 2721-9778 fax (852) 2722-1369 japan atmel japan k.k. 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel (81) 3-3523-3551 fax (81) 3-3523-7581 atmel colorado springs 1150 e. cheyenne mtn. blvd. colorado springs, co 80906 tel (719) 576-3300 fax (719) 540-1759 atmel rousset zone industrielle 13106 rousset cedex france tel (33) 4-4253-6000 fax (33) 4-4253-6001 atmel smart card ics scottish enterprise technology park east kilbride, scotland g75 0qr tel (44) 1355-357-000 fax (44) 1355-242-743 atmel grenoble avenue de rochepleine bp 123 38521 saint-egreve cedex france tel (33) 4-7658-3000 fax (33) 4-7658-3480 fax-on-demand north america: 1-(800) 292-8635 international: 1-(408) 441-0732 e-mail literature@atmel.com web site http://www.atmel.com bbs 1-(408) 436-4309 printed on recycled paper. 0407h ? 04/01/xm marks bearing ? and/or ? are registered trademarks and trademarks of atmel corporation. terms and product names in this document may be trademarks of others.

▲Up To Search▲

Price & Availability of ATF20V8B

	To Download ATF20V8B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .